D. J. C, M. S, V. J, Raikar A, Srividya P, Vijaya Bhaskar SC. Implementing a 50:50 Theory and Lab Pedagogical Model for Verilog HDL: An Outcome-Based Approach. jeet [Internet]. 2026 Feb. 18 [cited 2026 Feb. 20];39(Special Issue 2):68-76. Available from: https://journaleet.in/index.php/jeet/article/view/3541