D. J., Chaithanya, Suchitra M., Jaswanth V., Amit Raikar, Putty Srividya, and Seelam Ch Vijaya Bhaskar. “Implementing a 50:50 Theory and Lab Pedagogical Model for Verilog HDL: An Outcome-Based Approach”. Journal of Engineering Education Transformations 39, no. Special Issue 2 (February 18, 2026): 68–76. Accessed February 20, 2026. https://journaleet.in/index.php/jeet/article/view/3541.