C. D. J., S. M., J. V., A. Raikar, P. Srividya, and S. C. Vijaya Bhaskar, “Implementing a 50:50 Theory and Lab Pedagogical Model for Verilog HDL: An Outcome-Based Approach”, jeet, vol. 39, no. Special Issue 2, pp. 68–76, Feb. 2026.