D. J., C., M., S., V., J., Raikar, A., Srividya, P., & Vijaya Bhaskar, S. C. (2026). Implementing a 50:50 Theory and Lab Pedagogical Model for Verilog HDL: An Outcome-Based Approach. Journal of Engineering Education Transformations, 39(Special Issue 2), 68–76. https://doi.org/10.16920/jeet/2026/v39is2/26009