D. J., C.; M., S.; V., J.; Raikar, A.; Srividya, P.; Vijaya Bhaskar, S. C. Implementing a 50:50 Theory and Lab Pedagogical Model for Verilog HDL: An Outcome-Based Approach. jeet 2026, 39, 68-76.